Catapult C

Catapult C Synthesis, a commercial electronic design automation product of Mentor Graphics, is a high-level synthesis tool, sometimes called algorithmic synthesis or ESL synthesis. Catapult C takes ANSI C/C++ and SystemC inputs[1] and generates register transfer level (RTL) code targeted to FPGAs and ASICs.[2]

History

In 2004, Mentor Graphics formally announced its Catapult C high level synthesis product offering hierarchical design support for synthesizing pipelined, multi-block subsystems from untimed ANSI C/C++ descriptions. Catapult C's main functionality was generating RTL (VHDL and Verilog) targeted to ASICs and FPGAs. Users specified constraints for timing and area, and provided a clock period and destination technology. Mentor also announced a Catapult C Library Builder for ASIC Designers to collect detailed characterization data.[3]

In 2005, Mentor announced extensions to Catapult C to automatically create SystemC transaction-level models and wrappers, for simulation of the design in verification environments supporting SystemC. Mentor also introduced interface synthesis to map the data transfer implied by passing of C++ function arguments to hardware interfaces such as wires, registers, handshaked registers, memories, buses or more complex user-defined interfaces.[4]

In 2006, Mentor announced Catapult SL (System Level) for automatically creating signal processing subsystems. Catapult SL could coordinate the partitioning of sequential C operations into multiple blocks within the subsystem, including partitioning into multiple clock domains. Catapult SL automatically inserts appropriate inter-block channels and memory buffers to assemble the sub-system.[5]

In January 2009, Mentor announced an integration between Catapult C and its Vista SystemC design and simulation environment to automatically generate transaction-level models (TLM). In this process, the untimed ANSI C++ input to Catapult is encapsulated in a TLM wrapper; timing information is extracted from the synthesis results and back-annotated in the resulting model. The flow is compatible with the TLM-2.0 standard from the Open SystemC Initiative (OSCI).[6]

In June 2009, Mentor announced that it enhanced Catapult C with the ability to synthesize control logic, create power-optimized RTL netlists, with automatic multi-level clock gating, and an automated verification flow to enable a debug of the RTL against the original C++ input.[7]

In January 2010, Mentor announced the ability for Catapult C to take direct SystemC input, including both cycle-based and transaction level (TLM) support.[8]

Features

CatapultC synthesizes ANSI C/C++ without proprietary extensions. The C/C++ language support includes pointers, classes, templates, template specialization and operator overloading facilitate design reuse methodology over RTL code.[9]

Catapult C supports both algorithmic and control logic synthesis.[10]

Designers do iterations with CatC to pick their preferred micro architecture for specified performance and area constraints.[11] Catapult has a graphic user interface with a visual view of the hardware circuit it is scheduling, as well as the clock reference between the C code and the Verilog RTL code. Catapult C has 3 types of simulation using the original C/C++ testbench: Cycle-based, RTL-based, and Gate-Level based.[12]

Catapult C supports SystemC model generation intended for virtual platforms, and a SystemC test environment to verify the generated RTL against the original C++ using the original C++ testbench.

Competing HLS Products

AutoPilot from AutoESL
BlueSpec Compiler from BlueSpec
Impulse C CoDeveloper from Impulse Accelerated Technologies
C-to-Silicon from Cadence Design Systems
Synphony C Compiler from Synopsys
Cynthesizer from Forte Design Systems
LegUp from University of Toronto
CyberWorkBench from NEC
C-to-Verilog from C-to-Verilog.com
C2R from CebaTech
eXCite from Y Explorations

References

1 ^ Chip Design Bridging ESL and High-Level Synthesis
2 ^ University of Oulu Rapid Scheduling of Efficient VLSI Archtectures for Next-Generation HSDPA Wireless System Using C Synthesis
3 ^ EETimes: High-level synthesis rollouts enable ESL
4 ^ SOCCentral Mentor Graphics Extends Catapult C Synthesis Product
5 ^ SOCCentral Mentor Introduces High-Level Synthesis to Create High-Performance Subsystems from Pure ANSI C++.
6 ^ EETimes Mentor TLM 2.0 design flow
7 ^ SCDsource Mentor Catapult C synthesizes control and power management
8 ^ Chip Design Bridging ESL and High-Level Synthesis
9 ^ University of Oulu Rapid Scheduling of Efficient VLSI Archtectures for Next-Generation HSDPA Wireless System Using C Synthesis
10 ^ SCDsource Mentor Catapult C synthesizes control and power management
11 ^ ICASSP Architectural Design and Implementation of the Increasing Radius – List Sphere Detector Algorithm
12 ^ Deepchip C/C++ chip design using high-level synthesis